Massoud Pedram

نویسندگان

  • Massoud Pedram
  • Qing Wu
چکیده

 In this paper, we consider the problem of maximizing the battery life (or duration of service) in battery-powered CMOS circuits. We first show that the battery efficiency (or utilization factor) decreases as the average discharge current from the battery increases. The implication is that the battery life is a super-linear function of the average discharge current. Next we show that even when the average discharge current remains the same, different discharge current profiles (distributions) may result in very different battery lifetimes. In particular, the maximum battery life is achieved when the variance of the discharge current distribution is minimized. Analytical derivations and experimental results underline importance of the correct modeling of the battery-hardware system as a whole and provide a more accurate basis (i.e., the battery discharge times delay product) for comparing various low power optimization methodologies and techniques targeted toward battery-powered electronics. Finally, we calculate the optimal value of Vdd for a battery-powered VLSI circuit so as to minimize the product of the battery discharge times the circuit delay.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation-aware selection of the custom instruction set for extensible processors

http://dx.doi.org/10.1016/j.micpro.2014.05.007 0141-9331/ 2014 Elsevier B.V. All rights reserved. ⇑ Corresponding author. Tel.: +98 2182084920; fax: +98 2188778690. E-mail addresses: [email protected] (A. Yazdanbakhsh),mehdikamal@ ut.ac.ir (M. Kamal), [email protected] (S.M. Fakhraie), [email protected] (A. Afzali-Kusha), [email protected] (S. Safari), [email protected] (M. Pedram). 1 Present a...

متن کامل

Power Estimation and Optimization at the Logic Level

This paper describes various approaches for power analysis and minimization at the logic level including amongst others pattern independent probabilistic and symbolic simulation techniques for power estimation and low power techniques for state assignment logic re structuring logic decomposition technology mapping and pin ordering

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999